Abstract-The efficiency of spatial computing depends on the ability to achieve maximal parallelism. This needs memory interfaces that can correctly handle memory accesses arriving in arbitrary order while still respecting data dependencies and ensuring appropriate ordering for semantic correctness. However, a typical memory interface for out-of-order processors (i.e., a load-store queue) cannot immediately fulfill these requirements: a different allocation policy is needed to achieve out-of-order execution in a spatial system. We show a practical way to organize the allocation for an out-of-order load-store queue for spatial computing by dynamically allocating groups of memory accesses, where the access order within the group is statically predetermined (for instance by a high-level synthesis tool).
Abstract-The efficiency of spatial computing depends on the ability to achieve maximal parallelism. This needs memory interfaces that can correctly handle memory accesses arriving in arbitrary order while still respecting data dependencies and ensuring appropriate ordering for semantic correctness. However, a typical memory interface for out-of-order processors (i.e., a load-store queue) cannot immediately fulfill these requirements: a different allocation policy is needed to achieve out-of-order execution in a spatial system. We show a practical way to organize the allocation for an out-of-order load-store queue for spatial computing by dynamically allocating groups of memory accesses, where the access order within the group is statically predetermined (for instance by a high-level synthesis tool).
I. INADEQUACY OF PROCESSOR LOAD-STORE QUEUES
With the likelihood of new, irregular applications that could benefit from FPGAs, different authors have explored circuit design techniques which can effectively implement dynamic schedules. Although such behavior has been exploited in out-oforder processors for decades [1] , there has been little effort on creating generic accelerator-memory interfaces that support outof-order execution. The reason lies in a fundamental difference of the two systems: In a processor, the notions of fetching and decoding instructions immediately convey the correct sequential order of requests at the memory interface ( Figure 1 ). In contrast, spatial circuits lack such notions and, in the construction of a dataflow-like accelerator, the information of the original sequential program order is lost unless explicitly maintained in an alternative manner. Prior research on spatial computing has mentioned the possibilities of employing LSQs to resolve dynamic dependencies [2] , but has not described how one performs allocation in a spatial context nor how the LSQ is able to decide which reorderings are legal. Answering this open question is the foremost contribution of this work.
II. AN OUT-OF-ORDER MEMORY INTERFACE
FOR SPATIAL COMPUTING Our load-store queue implements the following functionalities: (1) Allocating entries in the queue. (2) Enabling the access ports and connecting them to the respective LSQ entries. (1) is totally different for our architecture and is based on a group allocation policy. We define a group as a sequence of accesses with predetermined sequential order. The start of a group indicates that all accesses belonging to that group need to be performed (there is no conditional branching in between the accesses of the group) and the groups need to be triggered in the correct sequential order. We dynamically allocate positions in the queue for all memory operations of the group (Figure 2) . The memory requests might come out-of-order-since their order is statically determined and defined within the LSQ at runtime, it can appropriately order them before issuing them to memory. The fact that memory operations may be generated out-of-order allows multiple groups to execute in parallel and issue operations concurrently.
We demonstrate the advantages of our LSQ over standard accelerator-memory interfaces on simple but paradigmatic examples, achieving significant speedups compared to commercial HLS tools and showing that our design has the potential to become a standard for dynamically scheduled accelerators.
